UltraSPARC T2













































UltraSPARC T2

Ultrasparc t2 micrograph.JPG
UltraSPARC T2 micrograph

Produced 2007
Designed by Sun Microsystems
Common manufacturer(s)
  • Texas Instruments
Max. CPU clock rate
 1.2 GHz to 1.6 GHz
Instruction set SPARC V9
Cores 4, 6, 8
Core name(s)
  • S2
Predecessor UltraSPARC T1
Successor SPARC T3

Sun Microsystems' UltraSPARC T2 microprocessor is a multithreading, multi-core CPU. It is a member of the SPARC family, and the successor to the UltraSPARC T1. The chip is sometimes referred to by its codename, Niagara 2. Sun started selling servers with the T2 processor in October 2007.




Contents






  • 1 New features


  • 2 Core pipeline


  • 3 Systems


  • 4 UltraSPARC T2 Plus


    • 4.1 T2 Plus systems


    • 4.2 Compute cluster




  • 5 Virtualization


  • 6 Performance improvement versus T1


  • 7 Application tuning


    • 7.1 Case studies




  • 8 Power consumption


  • 9 Release history


  • 10 Open design


  • 11 References


  • 12 External links





New features




UltraSPARC T2 processor




T2 microprocessor floorplan


The T2 is a commodity derivative of the UltraSPARC series of microprocessors, targeting Internet workloads in computers, storage and networking devices. The processor, manufactured in 65 nm, is available with eight CPU cores, and each core is able to handle eight threads concurrently. Thus the processor is capable of processing up to 64 concurrent threads. Other new features include:[1]



  • Speed bump for each thread, which increased the frequency from 1.2 GHz to 1.6 GHz

  • One PCI Express port (x8 1.0) vs. the T1's JBus interface

  • Two Sun Neptune 10 Gigabit Ethernet ports (embedded into the T2 processor) with packet classification and filtering


  • L2 cache size increased to 4 MB (8-banks, 16-way associative) from 3 MB

  • Improved thread scheduling and instruction prefetching to achieve higher single-threaded performance

  • Two integer ALUs per core instead of one, each one being shared by a group of four threads

  • One floating point unit per core, up from just one FPU for the entire chip

  • Eight encryption engines, with each supporting DES, Triple DES, AES, RC4, SHA1, SHA256, MD5, RSA-2048, ECC, CRC32

  • Hardware random number generator

  • Four dual-channel FBDIMM memory controllers



Core pipeline


There are 8 stages for integer operations, instead of 6 in the T1.





























Processor
 Stages
T1's pipeline
 Fetch -------> Thread Selection Decode Execute Memory Access -------> Writeback
T2's pipeline
 Fetch Cache Thread Selection Decode Execute Memory Access Bypass Writeback


Systems


The T2 processor can be found in the following products from Sun and Fujitsu Computer Systems:



  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5120 and T5220 servers

  • Sun Blade T6320 Server Module

  • Sun Netra CP3260 Blade

  • Sun Netra T5220 Rackmount Server


Sun also licensed the T2 processor to Themis Computer, which introduced the first non-Sun T2-based servers in 2008:


  • Themis T2BC Blade Server, which supports the entire family IBM BladeCenter chassis [2]


UltraSPARC T2 Plus




UltraSPARC T2+ processor


In April 2008, Sun released servers based on the UltraSPARC T2 Plus processor, an SMP capable version of UltraSPARC T2.[3]


Sun released the UltraSPARC T2 Plus processor with the following changes:



  • Ability to be used in 2 or 4 processor configurations (first CoolThreads processor capable of multi-processor capability)

  • Loss of on-chip embedded 10 Gigabit Ethernet controller



T2 Plus systems


UltraSPARC T2 Plus processors can be found in the following products from Sun and Fujitsu Computer Systems:
Two-way SMP servers:



  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5140

  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5240


Four-way SMP server:


  • Sun/Fujitsu/Fujitsu Siemens SPARC Enterprise T5440


Compute cluster


The High Performance Computing Virtual Laboratory in Canada built a compute cluster using 78 Sun SPARC Enterprise T5140 servers. With two 1.2 GHz T2 Plus chips in each T5140 server, the cluster has close to 10,000 compute threads, making it ideal for high-throughput workloads.[4]



Virtualization


Like the T1, the T2 supports the Hyper-Privileged execution mode. The SPARC Hypervisor runs in this mode and can partition a T2 system into 64 Logical Domains, and a two-way SMP T2 Plus system into 128 Logical Domains, each of which can run an independent operating system instance.



Performance improvement versus T1


The UltraSPARC T2 offers a variety of performance improvements over the former UltraSPARC T1 processor



  • Integer throughput and throughput/watt (>2x improvement)

  • Integer single-thread performance (>1.4x improvement)

  • Better floating-point throughput (>10x improvement)

  • Better floating-point single-thread performance (>5x improvement)

  • Increased performance of cryptography through additional cyphers included in the embedded crypto cores

  • Two world-record single-chip SPEC CPU results, based on tests that delivered 78.5 SPECint_rate2006 and 62.3 SPECfp_rate2006



Application tuning


Leveraging the massive amount of thread-level parallelism (TLP) available on the CoolThreads platform can require different application development techniques than for traditional server platforms. Using TLP in applications is key to getting good performance. Sun has published a number of Sun BluePrints to assist application programmers in developing and deploying software on T1 or T2-based CoolThreads servers. The main article, Tuning Applications on UltraSPARC T1 Chip Multithreading Systems,[5] addresses issues for general application programmers. There is also a BluePrints article on using the Cryptographic Accelerator Units on the T1 and T2 processors.[6]



Case studies


A wide range of applications were optimized on the CoolThreads platform, including Symantec Brightmail AntiSpam,[7] Oracle's Siebel applications,[8] and the Sun Java System Web Proxy Server.[9] Sun also documented its experience in moving its own online store onto a T2000 server cluster,[10] and have published two articles on web consolidation on CoolThreads using Solaris Containers.[11][12]


Sun has an application performance tuning page for a range of open source applications, including MySQL, PHP, gzip, and ImageMagick.[13] Proper optimization for CoolThreads systems can result in significant gains: when the Sun Studio compiler is used with the recommended optimization settings, MySQL performance improves by 268% compared to using just the -O3 flag.


Other UltraSPARC T2 performance related tunings are documented on Oracle engineers' blogs.[14]



Power consumption


Peak power consumption can go as high as 123 watts, but the T2 typically consumes 95 watts during nominal system operation. This is up from 72 watts from the T1. Sun explains that this is due to a higher degree of system integration onto the chip.



Release history


On April 12, 2006, Sun announced the tape-out of the UltraSPARC T2.[15]
Sun announced the T2's release on 7 August 2007, billing it as "the world's fastest microprocessor".[16]


On April 9, 2008, Sun announced the UltraSPARC T2 Plus.



Open design



On December 11, 2007, Sun made the UltraSPARC T2 processor design publicly available under the GNU General Public License via the OpenSPARC project. The release includes:




  • Verilog RTL source code of the design

  • Verification environment

  • Diagnostics tests

  • Open source tools, scripts and Sun internal tools needed to simulate the design


  • ISA specification (UltraSPARC Architecture 2007)


  • Solaris 10 OS simulation images



References





  1. ^ Niagara2: A Highly Threaded Server-on-a-Chip


  2. ^ "T2BC Blade Servers". Themis Computer. 2008-06-02. Archived from the original on 2008-06-05..mw-parser-output cite.citation{font-style:inherit}.mw-parser-output q{quotes:"""""""'""'"}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-lock-limited a,.mw-parser-output .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}


  3. ^ "Sun Microsystems And Fujitsu Expand SPARC Enterprise Server Line With New UltraSPARC T2 Plus Processor-Based Systems". Sun Microsystems. 2008-04-09. Archived from the original on 2010-01-04.


  4. ^ "Victoria Falls Cluster". HPCVL. 2008-06-10.


  5. ^ "Developing and Tuning Applications on UltraSPARC T1 Chip Multithreading Systems" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  6. ^ "Using the Cryptographic Accelerators in the UltraSPARC T1 and T2 Processors" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  7. ^ "Tuning Symantec Brightmail AntiSpam on UltraSPARC T1 and T2 Processor-Powered Servers" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  8. ^ "Optimizing Oracle's Siebel Applications on Sun Fire Servers with CoolThreads Technology" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  9. ^ "Sun's High-Performance and Reliable Web Proxy Solution" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  10. ^ "Consolidating the Sun Store onto Sun Fire T2000 Servers" (PDF). Sun BluePrints Online. Sun Microsystems. October 2007. Retrieved 2008-01-09.


  11. ^ "Deploying Sun Java Enterprise System 2005-Q4 on the Sun Fire T2000 Server Using Solaris Containers" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  12. ^ "Web Consolidation on the Sun Fire T1000 using Solaris Containers" (PDF). Sun BluePrints Online. Sun Microsystems. Retrieved 2008-01-09.


  13. ^ "Application Performance Tuning". Sun Microsystems. Retrieved 2008-01-09.


  14. ^ "CMT Comes Of Age". Oracle. Retrieved 2014-06-12.


  15. ^ Sun Microsystems Completes Design Tape-Out for Next-Generation, Breakthrough UltraSPARC T2 CoolThreads Processor


  16. ^ Announcement webcast




External links



  • OpenSPARC T2 and Specifications

  • OpenSPARC Overview

  • CMT Comes Of Age: Sun engineers give the inside scoop on the new UltraSPARC T2 systems

  • CoolThreads Overview

  • Niagara II: The Hydra Returns









-

這個網誌中的熱門文章

12.7 cm/40 Type 89 naval gun

圖片
12.7 cm/40 Type 89 naval gun Type 89 gun mounted on Chitose Type Naval gun anti-aircraft gun Place of origin Japan Service history In service 1932–45 Used by Imperial Japanese Navy Wars World War II Production history Designed 1928–32 Produced 1932–45 No.  built ~1500 Variants Type 88 Specifications Mass 3,100 kilograms (6,834 lb) Barrel length 5,080 millimeters (16 ft 8 in) (bore length) Shell Fixed Shell weight 20.9–23.45 kilograms (46.1–51.7 lb) Caliber 12.7-centimeter (5.0 in) Breech horizontal breech block Elevation -8° to +90° [1] Rate of fire 8-14 rounds per minute Muzzle velocity 720–725 meters per second (2,360–2,380 ft/s) Maximum firing range 9,440 meters (30,970 ft) at 90° (AA ceiling) 14,800 meters (48,600 ft) at 45° The 12.7 cm/40 Type 89 naval gun was a Japanese anti-aircraft (AA) gun introduced before World War II. It was the Imperial Japanese Navy's standard heavy AA...
閱讀完整內容

Rikitea

圖片
Town in French Polynesia, France Rikitea Town Rikitea Location in French Polynesia Coordinates: 23°7′13″S 134°58′9″W  /  23.12028°S 134.96917°W  / -23.12028; -134.96917 Coordinates: 23°7′13″S 134°58′9″W  /  23.12028°S 134.96917°W  / -23.12028; -134.96917 Country   France Overseas collectivity   French Polynesia Territory Gambier Islands Island Mangareva Rikitea is a small town on Mangareva, which is part of the Gambier Islands in French Polynesia. A majority of the islanders live in Rikitea. [1] [2] The island was a protectorate of France in 1871 and was annexed in 1881. [3] Contents 1 History 2 Geography 3 Economy 4 Landmarks 5 Transportation 6 References 7 Bibliography 8 External links History The town's history dates to the era when the island was first settled with people from the Marquesas Islands in 1100 AD. Captain James Wilson of the London Missionary Society arrived in 1797 on Du...
閱讀完整內容

University of Vienna

圖片
"Vienna University" redirects here. For Vienna University of Economics and Business, see Vienna University of Economics and Business. University of Vienna Universität Wien Type Public Established 1365 Budget € 544 million [1] Rector Heinz Engl Academic staff 6,765 Administrative staff 3,106 Students 94,000 [2] Postgraduates 16,490 Doctoral students 8,945 Location Main building, Vienna , Austria 48°12′47″N 16°21′35″E  /  48.21306°N 16.35972°E  / 48.21306; 16.35972 Coordinates: 48°12′47″N 16°21′35″E  /  48.21306°N 16.35972°E  / 48.21306; 16.35972 Campus Urban Colors Blue and White           Affiliations Campus Europae, EUA, UNICA Website www.univie.ac.at/en Data as of 2016 [update] The University of Vienna (German: Universität Wien ) is a public university located in Vienna, Austria. It was founded by Duke Rudolph IV in 1365 and is one of the oldest universities in the Ge...
閱讀完整內容